Abstract. Evolvable hardware (EHW) has attracted increasing attentions since early 1990's with the advent of easily recon gurable hardware such as eld programmable gate array (FPGA). It promises to provide an entirely new approach to complex electronic circuit design and new adaptive hardware. EHW has been demonstrated to be able to perform a wide range of tasks from pattern recognition to adaptive control. However, there are still many fundamental issues in EHW remain open. This paper reviews the current status of EHW, discusses the promises and possible advantages of EHW, and indicates the challenges we must meet in order to develop practical and large-scale EHW.
Introduction
Evolvable hardware (EHW) refers to hardware that can change its architecture and behaviour dynamically and autonomously by interacting with its environment. At present, almost all EHW uses an evolutionary algorithm (EA) as their main adaptive mechanism. One of the key motivations behind EHW is to learn from Nature since she has done so well in evolving wonders such as ourselves (i.e., human beings) without external forces. However, learning from Nature is quite di erent from copying it. There are many new challenges before us if we want to harness the power of evolution in EHW. This paper discusses the promises and challenges of EHW in more detail in later sections.
There are di erent views on what EHW is, depending on the purpose of EHW. One view regards EHW as \applications of evolutionary techniques to circuit synthesis" 1](abstract). Another view regards EHW as hardware which is capable of on-line adaptation through recon guring its architecture dynamically and autonomously 2]. Although these views are closely related and quite similar to each other, they emphasise di erent aspects of EHW. The former one uses simulated evolution as an alternative to conventional speci cation-based electronic circuit design, while the later uses it as an adaptive mechanism. However, the line between the two is grey.
EHW is fundamentally di erent from the hardware implementation of EAs, where the hardware architecture does not change and is used to implement EA functions such as selection, recombination and mutation 3, 4, 5] . The main motivation for hardware implementation of EAs is to speed up the execution of EA functions. Such speed-up, however, does not necessarily imply a faster EA application because it does not speed up tness evaluation which is often the most time-consuming part of an EA application. Discussion of EA's hardware implementation is beyond the scope of this paper.
EHW involves two major aspects | simulated evolution and electronic hardware. According to di erent EAs, e.g., genetic algorithms (GAs), genetic programming(GP), evolutionary programming(EP), and evolution strategies (ESs), and di erent electronic circuits, e.g., digital, analogue and hybrid circuits, used, we could classify EHW into di erent categories along these two dimensions. There are, however, at least two other important dimensions we should consider in investigating EHW, i.e., how the simulated evolution is realised and what the simulated evolution is used for, because they have a direct impact on the future research and development of EHW.
EHW has to be implemented on programmable logic devices (PLDs) such as eld programmable logic arrays (FPGAs). The architecture of a PLD and thus its function are determined by a set of architecture bits which can be changed (i.e., recon gured). In EHW, the simulated evolution is used to evolve a good set of architecture bits in order to solve a particular problem. According to de Garis 6] , EHW can be classi ed into two categories, i.e., extrinsic and intrinsic EHW. Extrinsic EHW simulates evolution by software and only downloads the best con guration to hardware in each generation, i.e., the hardware is only recon gured once. Intrinsic EHW simulates evolution directly in its hardware, i.e., every chromosome will be used to recon gure the hardware. The EHW will be recon gured the same number of times as the population size in each generation. Hirst 1] wrote a good survey paper along this line.
In this paper, we take a much broader view on EHW and address some important issues not covered in Hirst's survey. We argue that there is a di erence between EHW used as an alternative to circuit design and EHW as on-line adaptive hardware. Although the techniques used to develop them may be very similar, the criteria used to measure them are di erent. For EHW which is used as an alternative to conventional circuit design, there are two distinct phases. One is the evolutionary design phase, and the other the execution phase which usually does not require on-line adaptation (although it is possible). To achieve on-line adaptation, EHW must adapt its architecture while executing in the real environment. Many new issues arise when on-line adaptation is required.
The rest of this paper is organised as follows: Section 2 reviews the work of evolving hardware as an alternative to designing it from speci cations as it is done in conventional electronic circuit design. Section 3 discusses the attempt of developing EHW for on-line adaptation. Sections 4 and 5 present some views towards EHW and other non-evolutionary approachs to EHW. Finally, Section 6 concludes this paper with a summary of the paper and some remarks.
EHW as an Alternative to Circuit Design
Although EHW is a relatively new term, evolutionary design of electronic circuits have been attempted for more than a decade 7, 8, 9] . These early attempts did not design the architecture or function of a circuit. They were only used to optimise certain aspects of electronic circuit boards, e.g., cell placement 8, 9] and compaction of symbolic layout 7]. In essence, such work is better described as combinatorial optimisation by EAs.
Most current EHW work concentrates on evolutionary design of electronic circuits although the ultimate goal is to develop on-line adaptive hardware. So far, few studies have been reported on EHW which adapts its architecture and function while executing in a real physical environment.
According to the level of chromosome representation, the design approach to EHW can be classi ed into the direct and indirect ones. The direct approach to EHW encodes circuit's architecture bits as chromosomes, which specify the connectivity and functions of di erent hardware components (often at the gate level) of the circuit. In contrast, the indirect approach does not evolve architecture bits directly. It uses a higher level representation, such as trees or grammars, as chromosomes. These trees or grammars are then used to generate circuits.
The Indirect Approach to Evolutionary Circuit Design
Evolving Digital Circuits A typical example of the indirect approach is the evolution of a binary adder using HDL (Hardware Description Language) programs 10]. In this case, programs written in Structured Function Description Language (SFL) were encoded as chromosomes and subject to evolution. The chromosome representation is a derivation tree generated from a context-free grammar, which is called a rewriting system 10]. Each tree can generate one SFL program deterministically if the tree is \well-structured" 10](pp.372). Programs generated by di erent derivation trees can cover all possible programs in the SFL language which is de ned by the grammar.
The root of a derivation tree is the start symbol of the grammar. The internal nodes are non-terminal symbols of the grammar, and the leaves terminal symbols. The crossover and mutation operators applied to derivation trees are similar to those used in GP 11, 12] , but with some constraints. A branch (i.e., subtree) in a derivation tree can only be replaced (through either crossover or mutation) by another one with the same non-terminal node as the root (of the subtree). This is equivalent to replace a production (i.e., rewriting) rule in the grammar with another one having the same left-hand side. Such restriction ensures that all o spring produced are legal programs of the language. In addition to crossover and mutation, gene duplication and deletion were also used to modify derivation trees.
The idea of evolving the grammar itself was mentioned 10]. It was hoped that as the tasks to be performed by the hardware got more and more complex, the grammar itself would evolve to cope with the increasing complexity. A grammar was represented by a production diagram, which is a directed graph. The main genetic operator proposed was a kind of node splitting operation. It was unclear from the paper 10] whether they such an idea was tested by experiments.
Software simulation of evolving a binary adder using SFL programs was carried out 10]. The task can be described as follows.
The target is two input and one output circuit; inputing two sequences of binary numbers from lowest gure, the circuit produces the sum of the binary numbers from the lowest gure in the output terminal. The correct circuit must consider the carry from the lower bit, so it belongs in a class of sequential circuits. The tness of each individual (i.e., a derivation tree/program) was calculated by evaluating its correctness in adding two 1536-bit numbers, which include all possible combinations of two 4-bit numbers 10](pp.376). A complete binary adder circuit was found in the experiment.
Related Work on Evolving Derivation Trees The chromosome representation scheme used in evolving the binary adder was also studied by Whigham 13, 14, 15] independently in a very di erent context. Whigham 13, 14] used a grammar to incorporate biases into GP in order to learn di cult and complex concepts. The major concern was to introduce declarative biases into GP under the general framework of inductive learning. There was no direct connection with EHW. Whigham 13, 14] used similar crossover and mutation operators to those used by Hemmi et al.'s 10]. A schema theorem under the derivation tree representation and the crossover and mutation was given 16]. The idea of evolving the grammar itself was mentioned but not tested.
Whigham'swork provides a di erent view towards the evolution of grammars. Such evolution can be regarded as the evolution of biases, i.e., certain knowledge or heuristics about what kind of circuits should be evolved. Such biases would be accumulated and obtained through the evolution of SFL programs and used to guide the evolution of grammars at a higher level. The importance of biases in inductive learning has long been recognised in the machine learning eld and will not be repeated here.
Evolving Analogue Circuits In comparison with digital circuits, analogue circuits are more di cult to design. Recent work on evolving analogue circuits using GAs 17] and GP 18, 19, 20] shows an alternative to analogue circuit design using the evolutionary approach. One of the key issues in such evolutionary design is to nd a suitable chromosome representation of analogue circuits. This problem is quite similar to that in evolutionary arti cial neural networks (EANNs) 21] where a good chromosome representation of EANNs is also very important.
In the GP approach to analogue circuit design, trees are used to construct circuits. These circuit-constructing trees are evolved by GP 18, 19, 20] . Each tree can contain connection-modifying functions, component creating functions and automatically de ned functions. A number of circuits, such as a lowpass \brick wall" lter, an asymmetric bandpass lter and an ampli er using transistors, have been evolved successfully 18].
The work on evolving analogue circuits described here does not belong to EHW in a strict sense because the evolution was all implemented and simulated by software. The simulation was carried out on a parallel computer system consisting of 64 Power PC 601 processors (80MHz) arranged in a toroidal mesh 18].
The Direct Approach to Evolutionary Circuit Design
Instead of evolving indirectly HDL programs or trees which specify circuit architecture and function, direct evolution of architecture bits of programmable logic devices (PLDs), such as programmable logic gate arrays, has also been proposed 22, 23, 2] . The architecture bits of a programmable logic gate array refer to those bits which specify its logic function and interconnections. The architecture bits uniquely determine the architecture and function of a programmable gate array. By evolving these bits (i.e., chromosomes), hardware can be evolved.
It is worth pointing out here the distinction made earlier in Section 1 of this paper between EHW used as an alternative to circuit design and EHW as on-line adaptive hardware. Higuchi et al. 22, 23, 2] have explicitly emphasised the later although some of the techniques they proposed can also be used in evolutionary circuit design. The hardware evolution described in this subsection is at the gate level since all the hardware functional units are simple logic gates, such as AND and OR gates 24].
A software simulation of evolving a GAL16Z8 chip for the 6-multiplexor problem has been carried out to show the potential of the gate level evolution 22]. The chromosome used in the simulation had 108 bits, of which 12 bits were used to specify the function of the logic cell (an Output Logic Macro Cell, OLMC) and 96 bits used to specify a fuse array that determines interconnections between inputs and the logic cell. A generational GA with uniform crossover, bitipping mutation and roulette wheel selection was used to evolve a population of 100 such chromosomes. The tness of each chromosome was calculated by evaluating the gate array on all 64 possible inputs. A correct 6-multiplexor circuit was evolved after about 2000 generations in one run. Experiments on evolving other circuits, such as the exclusive-OR circuit, a 3-bit counter, and a 4-state nite state machine, have also been reported 23, 2]. Thompson et al. 25, 26] emphasised the importance of unconstrained evolution of electronic circuits (including both spatial and temporal constraints), and provided both theoretical arguments and experimental evidences to support their points. They viewed electronic circuits more as dynamic systems than as static ones. Such a view enabled them to explore a wide range of potentials of EHW. It also revealed some fundamental issues faced by EHW in general.
One of the experiments carried out by Thompson was the evolution of a slow electronic oscillator using high-speed logic gates 25]. The aim of such an experiment was to nd out whether \the high-speed components can somehow be assembled to give rise to slower dynamics, without explicitly providing large time-constant resources or slow-speed clocks." 25] The experiment was quite di erent from others in that both spatial and temporal constraints were removed. The evolving circuit operated entirely in an asynchronous mode without any clocks. The delay at each gate was assigned a real-value \selected uniformly randomly from the range 1.0 to 5.0 nanoseconds." The delay of connections was ignored, i.e., set to 0. Thompson 25] xed the number of logic gates (also called nodes) at 100 in his experiment and de ned the tness of an individual as follows.
The objective was for node number 100 to produce a square wave oscillation of 1kHz, which means alternately spending 0:5 10 ?3 seconds at logic 1 and at logic 0. If k logic transitions were observed on the output of node 100 during the simulation, with the n th transition occurring at time t n seconds, then the average error in the time spent at each level was calculated as:
(t n ? t n?1 ) ? 0:5 10 ?3
(1)
For the purpose of this equation, transitions were also assumed to occur at the very beginning and end of the trial, which lasted for 10ms of simulated time. The tness was simply the reciprocal of the average error.
Each node (i.e., logic gate) required a genotype segment of 24 bits in the chromosome representation, which encoded the node function and the sources of its inputs. Each chromosome had a total of 101 segments, i.e., 2424 bits. The GA used was a \generational one with elitism and linear rank-based selection." The population size was 30 25] .
In the 40 th generation of one run, the GA was able to evolve an oscillator with approximately 4kHz, while the best individual in the random initial population was one with approximately 18MHz. The experiment did not continue after 40 generations due to \excessive processor time needed to simulate this kind of network" although \ tness was still rising." 25] A total of 68 gates were used in the 4Hz oscillator evolved by the GA.
Function Level Evolution
As can be seen from the experiments on the gate level evolution, the size of chromosomes grows rapidly as the size of EHW increases. According to Higuchi et al.'s estimation 22], \FPGAs require from 2000 to 30000 architecture bits to con gure their circuits." Evolution of chromosomes of such sizes is ine cient even in hardware.
To address the issue, Higuchi et al. 24, 27] proposed the function level evolution for EHW. In the function level evolution, high-level hardware functions, such as addition, subtraction, sine, etc., rather than simple logic functions are used as primitive functions in the evolution. Much more powerful circuits can be evolved using the function level evolution 24, 27] . Since the function level evolution aims at on-line adaptation by EHW, it will be discussed in more details in Section 3.
Advantages of Evolutionary Design
EHW has been used as an alternative to conventional circuit design although the ultimate goal might be to develop EHW which adapts in a real physical environment. Such an evolutionary design approach o ers a number of advantages over the conventional one used by human designers although there are some important issues that remain open.
First, the evolutionary design approach can explore a much wider range of design alternatives than those could be considered by human beings. This has been shown by many experiments in other design tasks, such as evolutionary de 36] . These experiments demonstrated how evolutionary techniques could be applied to evolving novel designs which were di cult to discover by human beings. However, all these experiments were carried out by software simulation although some of the techniques used in these software simulations will also be useful for EHW.
Second, the evolutionary design approach does not assume a priori knowledge of any particular design domain. It can be applied by users without resorting to domain experts. It can be used in domains where little a priori knowledge is available or where such knowledge is very costly to obtain. As the complexity of circuits increases, it becomes extremely di cult to fully understand interactions among various components of the circuits and their dynamics. The conventional design approach tends to break down in such cases, while the evolutionary approach would excel. In essence, the conventional design approach speci es how to design and implement a circuit, while the evolutionary approach only speci es what the circuit should implement, i.e., what required function or behaviour the circuit should have without worrying how to achieve it.
Third, the evolutionary design approach can work with varying degrees of constraints and special requirements, if necessary, by incorporating them in chromosome representation and tness function. As mentioned above, the evolutionary approach can work with little a priori domain knowledge. However, if some domain knowledge is available, it can be used to improve the e ciency of the evolutionary design. Using domain knowledge to improve EAs has been shown to be achievable and e ective 37, 38].
Some Issues in Evolutionary Design of Electronic Circuits
Scalability of EHW The importance of scalability has been recognised by several researchers 22, 39] . It is a tough problem faced not only by EHW researchers, but also by other researchers in the elds of evolutionary computation, arti cial neural networks, and arti cial intelligence in general. To our best knowledge, all EHW experiments conducted so far have been on a small scale. That is, the EHW is small with much fewer components in comparison with the circuits designed by the conventional method. Even for these small EHW, researchers have already experienced the high computational cost of evolving circuits 22, 39] .
The scalability of EHW could be divided into two related parts. The rst part deals with the scalability of the chromosome representation of electronic circuits. At present, the length of chromosomes can be a couple of thousand bits for 100 logic gates 25]. For a circuit with 1000 logic gates, the expected length of chromosomes would be tens of thousands of bits, which is very ine cient to process by the current evolutionary techniques. Roughly speaking, if no constraint is imposed on the connectivity of EHW, i.e., any connectivity is possible, then the length of chromosome would grow in the order of O(n 2 ) where n is the number of functional components (such as logic gates) in the EHW. If connectivity is constrained to certain local neighbourhood around a functional component, O(n) would be achievable. However, this comes with the cost of constraining the EHW, something which we tried to avoid at the beginning when we embarked on EHW.
The second part of EHW's scalability concerns with the computational complexity of an EA. This is a much more important issue, which still remains open, than the scalability of chromosome representation. Neither the worst nor average case time complexity has been established for any EA used to solve any particular problem. At present, it is not unusual to carry out an EHW experiment which runs for days. Yet the EHW used in these experiments contained only 100 functional components or so. The question is: How long will it take to evolve an EHW with 10000 functional components using the current techniques?
The Danger of Relying Too Much on Hardware Speed Using hardware to increase the speed of evolution seems to be an answer to combat the high computational cost. While hardware does o er limited temporary relief on the high computational cost, it does not solve the problem. The sheer speed of dedicated hardware is not the answer to a time complexity issue. The importance of the time complexity and the irrelevance of hardware speed can be seen clearly from the following arti cial example. Assume the average time complexity of an EA applied to an EHW is O(2 n ) where n is the number of functional components in the EHW. If the EHW with 10 functional components requires 1024 = 2 10 nanoseconds ( 10 ?6 seconds) to evolve (in hardware of course), a similar EHW with only 100 functional components would need 2 100 10 30 nanoseconds (> 10 13 years) to evolve. That is certainly not the time we would like to spend on EHW.
The above example shows the danger of relying too much on hardware speed while overlooking the fundamental issue. Fortunately, the time complexity of O(2 n ) assumed in the arti cial example is not based on any theoretical or empirical evidences. Unfortunately, there is still no result on the time complexity of EHW. The possibility of an O(2 n ) time complexity, albeit small, does exist.
Fitness Evaluation and Circuit Veri cation/Testing An issue arises in the evolutionary design of electronic circuits is how to verify that the evolved circuit, i.e., EHW is correct. This would not be an issue if a tness function could be de ned such that a maximum tness corresponds to a perfectly correct circuit. For example, in the 6-multiplexor experiment 22], all 64 possible input combinations were used in tness evaluation. The maximum tness implies a correct EHW. However, the method will not work for circuits with a large number of inputs since the number of possible input combinations increases exponentially as the number of inputs increases.
Sometimes a tness function which guarantees the circuit correctness is very di cult to nd without incurring heavy computational cost in tness evaluation. For example, in the sequential binary adder experiment 10], the correctness of evolved circuits had to be con rmed by human beings through \reading the description of the program." 10](pp.376) The maximum tness value did not guarantee the correctness of a circuit. The tness of a circuit in the sequential binary adder experiment was de ned by considering \all possible combinations of two 4 bit numbers." 10](pp.376) However, this does not imply that a sequential binary adder that operates correctly on all possible combinations of two 4 bit numbers will be correct on all possible combinations of two 5 or more bit numbers. This seems to be a complex problem related to the tness evaluation and stopping criteria used in EHW. It is di cult for EHW to know when a correct circuit, not just the one with the maximum tness value, has been evolved because the simulated evolution only manipulates the syntax not semantics of encoded circuits.
Another example is the tness de nition used in evolving a slow oscillator 25]. The tness value of a circuit depends on the value of k in Eq.1. A maximum tness for a particular k does not imply the circuit will operate correctly for larger k's. If a large k is used in the tness evaluation, the computational cost will no doubt increases. The correctness issue addressed here is related to the generalisation ability of EHW if we viewed EHW as a learning device not an alternative to circuit design.
Unconstrained hardware evolution can cause additional problems in terms of circuit correctness since it exploits every characteristics of electronic circuits and the environment in which it is evaluated, regardless of whether a characteristic is relevant or not. As Thompson pointed out 25], the behaviour of EHW may depend on such factors as uctuations in temperature and power supply. Exploitation of hardware must be traded against EHW's sensitivity to variations. It was suggested that EHW could be evaluated under various situations to \make sure" that it is not sensitive to small variations 25]. However, it is no simple task to achieve this. First, all characteristics exploited by EHW must be varied. Second, the number of variations for each characteristic must be sufciently large. A very high computational cost has to be paid for all these. In addition, it is di cult to nd out what characteristics would be exploited by EHW in the rst place before we could vary them.
Termination of Evolution The di culty in de ning a good tness function, as mentioned in the previous subsection, also leads to the di culty in de ning a stop criterion for the simulated evolution. EHW does not know when it has found a correct solution and thus should stop since a maximum tness value does not necessarily guarantee a correct circuit. In the existing EHW experiments 22, 23, 2, 10, 25], the correctness of evolved circuits was established by human beings. Another thing which is unclear from all these experiments is whether the correct circuit is the result of only one run or multiple runs. If every single run can guarantee to produce a correct circuit, then there would be no problem. If not, how many runs on average we have to perform in order to get a correct circuit? When should we stop? Although there are quite a few papers analysing the behaviours of an evolved circuit and showing they are correct, it is unclear whether a circuit with similar behaviours could be evolved from another separate run.
EHW for Learning and On-line Adaptation
The real attractiveness and power of EHW comes from its potential as an adaptive hardware which can change its behaviour and improve its performance while executing in a real physical environment (as opposed to simulation). Such online adaptation is very di cult to achieve. The di culty is not caused by EHW, but by the on-line requirement. In other words, on-line adaptation would still be very di cult even if a di erent approach from EHW is adopted.
At present, EHW has mostly been studied in terms of o -line adaptation. That is, EHW is not used in an execution mode while evolving. For example, it is not used to control a real robot in a real physical environment while evolving. This can be regarded as the o -line learning phase of EHW. One of the reasons why o -line learning is used is because of the trial-and-error nature of EAs. It is possible to produce very poor individuals by random mutation or crossover in EAs. These poor individuals could cause severe damages or disasters to EHW or the physical environment in which it is being evaluated, if there is no additional technique to prevent them from happening. For example, an EHW evolved to control a real robot could produce such a poor controller that the robot would hit an obstacle badly. This is certainly not the way to get a tness value of the controller in a real physical environment.
EHW Controllers
EHW controllers refer to those EHW which are used primarily as controllers for robots or any other devices (such as ATM switches or multiplexors). Mizoguchi et al. 40 ] used EHW to control an arti cial ant to follow the John Muir Trail. The trail was placed on a grid. The controller of the arti cial ant, which was implemented by EHW through simulation, had one input and two outputs. The input contained information about whether or not the trail exists in the cell in front of it. The outputs controlled the actions of going straight, turning left and turning right.
The technique used to evolve the EHW controller is the same as that used by Hemmi et al. 10], which is described brie y in Section 2.1. Each con guration of the controller was speci ed by an SFL program which was produced by a derivation tree (i.e., a rewriting tree). Derivations trees generated from the SFL grammar were represented as chromosomes and evolved by Production Genetic Algorithms (PGAs) proposed by Mizoguchi et al. 40] . PGAs employed six operators; selection, crossover, mutation, duplication, insertion and deletion. The operators guarantee that all o spring will be legal trees de ned by the grammar. The tness of an arti cial ant was determined by the number of cells on the trail which were traversed within a time limit and the number of time steps used. Traversing more cells on the trail with less time steps within a time limit gave higher tness. All cells of the trail, which were xed, were used in tness evaluation. No testing on the generalisation ability of EHW was performed. As pointed out by Mizoguchi et al. themselves 40] , their system \represents one approach to designing hardware." Adaptivity and generalisation would not be the major concern.
Another experiment on robot control was carried out by Thompson 41] , where a real hardware robot controller was evolved for wall-avoidance behaviour. The controller's input came from two sonar heads pointing left and right respectively. Its output went to the motors for controlling two wheels. For the hardware evolution, architecture bits (also called \con guration memory") of the EHW controller, which was implemented in FPGAs, were used as genotypes. They determined functions of the functional blocks in the FPGA and their interconnections. In other words, they determined the whole function and thus behaviour of the EHW controller.
In Thompson's experiment 41], a genotype directly encoded all the details of the EHW controller, including the clock information. For the simple wallavoidance behaviour, the length of genotypes was 32 bits. A genetic algorithm was used to evolve a population of 30 such genotypes. Each genotype was evaluated by evaluating how well the EHW controller performed for four trials of 30 seconds each. The worst performance out of four was used to determined the tness. \For the nal few generations, the evaluations were extended to 90 seconds, to nd controllers that were not only good at moving away from walls, but also staying away from them. " 41] Although Thompson 41] evolved real hardware controller to control a real physical robot, simulation was still used in tness evaluation. However, his reason for using simulation appears to be di erent from our concern about potential risks of evaluating poor controller in a physical environment.
For convenience, ... The real evolving hardware controlled the real motors, but the wheels were just spinning in the air. The wheels' angular velocities were measured, and used by a real time simulation of the motor characteristics and motor dynamics to calculate how the robot would move. The sonar echo signals were then arti cially synthesised and supplied in real time to the hardware DSM. Realistic levels of noise were included in the sensor and motor models, both of which were constructed by tting curves to experimental measurements, including a probabilistic model for specular sonar re ections. 41]
Such an experiment belongs to the category of evolving real hardware in a simulated environment 25](Section 13). How close the simulated environment (or models) to the real physical one will have a major impact on the performance of evolved hardware in the real physical environment. The good result achieved by Thompson 41] on the transfer from the simulated to the real environment shows that a simulated environment might be a solution to avoiding the potential risks of evaluating poor controller in a physical environment.
EHW Recognisers and Classi ers
EHW recognisers and classi ers refer to those EHW which are used primarily for pattern recognition and classi cation. Higuchi et al. 22, 23, 2, 27, 24, 42] have carried out a number of experiments using EHW to perform various recognition and classi cation tasks. They used both the gate and function level evolution. For the gate level evolution, an EHW pattern recognition system was developed to recognise noisy binary input patterns 2, 24, 42]. The input pattern consisted of 8 8 pixels, which were represented by 64 bits. There were three output classes which were represented by 3 bits. During the learning phase, the EHW recogniser was presented with the training patterns. The chromosome representation scheme used was di erent from that previously adopted by Higuchi et al. 22, 23] . A variable-length chromosome representation scheme was used, which only encoded non-empty (non-nil) entries in the connectivity matrix of EHW (FPGAs) 42, 43] . Such a representation generated substantially shorter chromosomes for sparsely connected FPGAs. The GA used was similar to messy GAs with cut and splice operators 44]. The only di erence was that duplicated genes would be removed after the splice operation.
The tness of each individual (i.e., EHW recogniser) was determined by both the error and complexity of the EHW according to the MDL principle 45]. EHW with lower error and lower complexity had higher tness. Unlike most of the experiments described previously, the EHW recogniser was tested on a separate testing set which was not used in training. \The test data set consists of 30 patterns which are made by adding some noises into the training patterns. Pixels from 1 to 5 are selected randomly and values of the selected pixels are inverted." 42]. Fairly good results, which were average over 10 runs, were obtained from the experiment 42].
The gate level evolution was also adopted to develop an EHW comparator used in a V-shape ditch tracer of an industrial welding robot 2]. The EHW was used as a backup system for the conventional logic comparator. It would take over control from the conventional logic comparator only when the conventional logic comparator failed due to circuit faults 2].
For the function level evolution, experiments were carried out with four wellknown problems, i.e., the two interwined spirals, the Iris data set, 2-D image rotation, and synthesis of a 4-state automaton 27, 24] . For all these experiments, an FPGA model consisting of 100 programmable oating processing units (PFUs) was used, which were arranged on a 5 20 grid in a feed-forward fashion. That is, the output from one column of PFUs would only be fed into the next column. The two inputs to the FPGA could, however, be fed into any PFUs. A chromosome encoded the information about the function selected by each PFU and the interconnections between PFUs. The variable-length chromosome representation scheme proposed by Kajitani et al. 43 ], which was mentioned above, was used in the experiments. However, the GA used did not have any crossover operators. Only three types of mutations were adopted: operand mutation, function mutation and insertion 27].
The tness of each EHW in the function level evolution only considered the error information 27]. The MDL principle was not used. All these four problems were investigated from the point of view of EHW's generalisation ability. Testing results were given along with the training results. Such experiments were quite di erent from those aiming at EHW as a design alternative. It was pointed out clearly that the nal goal was to achieve on-line adaptation although the current work was only concerned was o -line adaptation 24, 27] .
The driving force behind the function level evolution was to partially address the problem of scalability su ered by the gate level evolution, especially for EHW which would be used in industrial applications. Higuchi et al.'s work 24, 27] narrowed the gap between EHW research and its applications.
Some Issues and Related Work in Adaptive EHW
Although adaptive EHW might be accused of being a \seductive" phrase, it is used here to distinguish it from evolutionary design of hardware and to refer to the EHW which requires generalisation ability and on-line adaptation. There are some fundamental and interesting issues in adaptive EHW which are worth probing further. A comparison with some related work would also help to foster cross-fertilisation between EHW and other research areas and identify the potential niches of EHW where its advantages could be fully exploited.
On-line Adaptation In spite of the high hope of EHW, no work has been reported on on-line adaptation by EHW. Only o -line adaptation by EHW has been achieved, where adaptation happens during the learning phase of EHW. It should be noted that on-line adaptation means adaptation of EHW while it is executing in a real physical environment. In a sense, on-line adaptation can also be viewed as real-time adaptation. The meaning of \on-line" here is di erent from that used in other contexts, such as on-line update of connection weights for a backpropagation neural network.
On-line adaptation requires EHW's learning to be incremental and responsive. Such requirements do not seem to be met by population-based evolutionary learning, which is used by all EHW at present. The current population-based evolutionary learning is not incremental because if a new situation occurs as a result of an environmental change, it would have to re-learn the new as well as old situations in order to deal with both. Evolutionary learning at the population level is slow in responding to environmental changes without local learning at the individual level. The populationbased learning is global because learning can only be achieved through interactions among di erent individuals, although it is possible to restrict such interactions to a neighbourhood. Real-time adaptation would be extremely di cult to achieve.
It appears that \pure" population-based evolutionary learning would not be su cient to cope with the requirements of on-line adaptation. Local learning at the individual level could be introduced to supplement it. Local learning can respond much faster to environmental changes since such response can be made at the local individual level. It has been shown in the area of evolutionary arti cial neural networks (EANNs) that combining evolutionary learning at the population level with local learning at the individual level is feasible and bene cial 46, 47, 28, 21] .
Generalisation Generalisation is a key issue for any learning or adaptive systems, including EHW. However, studies on this topic are relatively few in the area of EHW. Some experiments on EHW did not address the issue since the same training and testing data set was used, e.g., the experiments with the arti cial ant 40] and the 4-state automaton 27]. It is unclear how well the EHW could generalise to di erent situations in these cases. In essence, such experiments demonstrated the e ectiveness of EHW as an alternative to circuit design, but not necessarily as an adaptive or learning system.
Most work on testing the generalisation ability of EHW was done by Higuchi et al. 2, 42, 27, 24] . For the EHW pattern recogniser described in Section 3.2, its performance was tested on a noisy test data set di erent from the training set 42]. For the Iris data set, di erent training and testing sets were also used 27].
An issue that arises here is whether the maximum tness value corresponds to the best generalisation. The issue is somewhat similar to that raised in Section 2.5. For example, a solution learned by the EHW pattern recogniser for identifying three patterns was O 0 = I 50 , O 1 = I 13 , and O 2 = I 37 , where O i 's (0 i 2) were output and I j 's (0 j 63) were input 42]. This was apparently not a good generalisation because the output class was determined by a single pixel value. It meant that a single-bit noise at that particular position would change the output of classi cation. The patterns used in learning EHW recogniser were digits and letters. Recognising a digit or letter based on the presence or absence of a particular pixel value does not seem to be correct. The fact that the learned EHW had high tness but not best generalisation implies that the EHW recogniser did not learn what we wanted it to learn. It is possible that the training set used in training the EHW recogniser did not contain data of su cient variety. A better training set should improve EHW's generalisation. Evaluating EHW's generalisation can be a di cult task due to di erent implementations. This di culty is closely related to that of evaluating the generalisation ability of evolutionary learning systems in general. It is not uncommon to read papers which only report a good system evolved at certain number of generations. It is unclear, however, whether such a good system is the result of one particular run or the average of multiple runs. Statistical analysis of the experimental results seems to be missing. In addition, it is unclear how to decide when to stop in order to get the good system. A more disciplined approach to experimental studies of generalisation in evolutionary learning will greatly help EHW's research.
Adaptive EHW and Evolutionary Arti cial Neural Networks Evolutionary arti cial neural networks (EANNs) refer to a class of ANNs in which evolution is another form of adaptation in addition to learning 46, 47, 28, 21] . In particular, EANNs which adapt their architectures through simulated evolution and their weights through learning (training) have been shown to be successful in dealing with a number of benchmark problems 29, 30, 31, 32, 33, 34] .
Adaptive EHW is closely related to EANNs. For example, both the function level EHW (FEHW) 24, 27] and EPNet 29, 30, 31, 32, 33, 34] evolve feedforward architectures. Both can have di erent node functions in an architecture 27, 48] . However, node functions in FEHW usually have more variety. There is currently no local learning in FEHW. No weights are associated with connections in FEHW. FEHW's adaptation relies heavily on di erent compositions of its node functions. In contrast, EPNet uses weights and local learning, but less variety of node functions. It is unknown at present whether FEHW with more node functions without weights would be better than that with less node functions with weights in terms of adaptation and hardware implementation. (It should be pointed out that EPNet is a software package, and is not targeted at hardware implementation.)
Although EPNet is implemented in software, there are some techniques which might be useful for EHW. For example, EPNet uses validation sets and the order of mutations to improve the generalisation ability of learned systems. It grows an ANN by splitting an existing node rather than add a random one. The process is similar to cell splitting in biology. It deletes or adds a connection by evaluating the importance of the connection rst. It also maintains a close behavioural link between parents and o spring, which is important for on-line adaptation where we do not want large uctuations.
Local learning through adjusting weights could be introduced into FEHW since each PFU (i.e., node) in FEHW (implemented by Function level FPGAs) has four constant generators which can be used to produce weights for up to four inputs. Such local learning at the individual level can be realised easily. The approach adopted in EPNet could be borrowed or tailored to FHEW. The potential problem might be the speed of such learning. The various types of node function used in EHW will have a major impact on the speed.
Adaptive EHW and Genetic Programming While FEHW and EPNet manipulate acyclic, weighted and directed graphs by simulated evolution, while genetic programming (GP) 11] mainly manipulates trees. They are closely related to each other because a tree can be regarded as an acyclic directed graph and an acyclic directed graph can be transformed into a tree by repeating nodes and branches.
FEHW and GP share the similarity that both adapt function compositions and/or combinations without weights and local learning. But their representations are di erent. FEHW and EPNet manipulate acyclic, weighted and directed graphs by simulated evolution, while genetic programming (GP) 11] mainly manipulates trees. Although a tree can be regarded as an acyclic directed graph and an acyclic directed graph can be transformed into a tree by repeating nodes and branches, FEHW is more exible and general as it can deal with cyclic graphs without much added complexity.
Just as the case in GP, FEHW also requires prede ning a set of primitive functions which can be used by each node. One question, which was mentioned brie y in the above subsection, is why we need more than one node function and what the bene ts would be. GP systems which use only one type of node function but with weights, such as the STRONGANOFF system 49], seem to work quite well.
Disaster Prevention in Real-Time Evolution It was mentioned in the beginning of Section 3 that evaluating an EHW in a real physical environment could cause severe damages or disasters to EHW or the physical environment. This potential risk restricts possible applications of EHW in domains where evaluating EHW in a real physical environment is impractical and an accurate simulation model of the physical environment is di cult to obtain. In most EHW applications, tness evaluation is the most time-consuming part of the whole evolutionary process. The distinction between intrinsic and extrinsic EHW does not seem to capture this characteristic of EHW. It is only concerned with whether an EHW is recon gured once or multiple time for each generation 6] .
The aforementioned risk stems from the trial-and-error nature of EAs and the black-box approach used by EAs. An EA only evolves chromosomes syntactically not semantically. It does not understand evolved systems and the environment as no explicit models are used. A possible way to get around this problem is to develop a knowledge-based adaptive EHW, where constraints and knowledge about the environment in which EHW will be evaluated are incorporated into tness evaluation as its front end, such that any poor individuals that may cause damages to themselves or the environment could be detected and prevented from being passed to the real physical environment.
A Behavioural View of EHW
As pointed out in previous sections, evolving electronic circuits faces many challenges and open issues. Most of them are caused by the confusion between evolving circuits and evolving circuit behaviours. This confusion must be cleared before any further progress can be made in EHW research. On the surface, it does not seem to make much di erence when circuits are evolved or their behaviours are evolved. However, conceptually it is inappropriate to evolve circuits. It is circuit behaviours that should be and can be evolved. It is inherently hard to evolve circuits. Why? Simulated evolution uses a tness function to evaluate an EHW individual. What does it actually evaluate? Is it really the EHW circuit (connectivity, functional cells, etc.)? The answer is no. It is the circuit's behaviours that are evaluated. The tness function knows nothing directly about the circuit, and it is not supposed to know it. Since it is the circuit behaviours that are evaluated, the tness value must depend on the environment in which the EHW circuit is evaluated. Hence the tness value is only a measurement of how good the circuit is in that environment. It says nothing about the circuit's behaviours in a di erent environment. This is where the generalisation and circuit veri cation issues start coming in and bothering the EHW research, as discussed in Sections 3.3 and 2.5.
In short, EHW should be regarded as an evolutionary approach to behaviour design rather than hardware design. Such a behavioural view of EHW requires a di erent thinking on EHW circuit design. It is no longer appropriate to talk about what architecture or function a circuit should have. One should start thinking of what behaviours are required from a circuit in certain environments. Then EHW would become a powerful means to evolve and implement such behaviours.
EHW That Does Not Change Its Con guration by an EA
This paper is primarily concerned with EHW that uses simulated evolution (notably EAs) to evolve hardware. There are other types of hardware which also use some biological ideas other than evolution. For example, Mange et al. 50, 51, 52, 53] have been working on self-reproducing and self-repairing hardware based some ideas from molecular biology (genetics and embryology). The approach used was built on von Neumann's pioneering work on self-reproducing automata 54].
de Garis 55, 56, 57, 58, 59 , 60] also used cellular automata in his CAM-BRAIN project exclusively. The aim of the project is to grow and evolve cellular automata based neural networks (i.e., arti cial brains). However, it is unclear what the neural networks are used for since little information has been disclosed about experimental studies on CAM-BRAIN. It is also unclear how the arti cial brain is going to learn or evolve after it has \grown up." 6 
Conclusion
This paper reviews the current research on EHW. Emphasis is given to EHW which employs simulated evolution to evolve hardware. A number of issues are raised and discussed. In particular, EHW research needs to address issues such as scalability, on-line adaptation, generalisation, circuit correctness, and potential risk of evolving hardware in a real physical environment. It is argued that research on a theoretical foundation of EHW needs to be carried out urgently before rushing to large-scale EHW implementation. This paper also points out some related work, where some of the techniques could be applied to EHW. Two such related areas are EANNs and GP. EHW is a new research area in the intersection between evolutionary computation and electronics. New progresses in these two elds will continue to provide EHW with new opportunities. For example, recent work on fast hardware for computing exponential and trigonometric functions 61] and work on BIST (built-in selftest) test pattern generators 62] will no doubt widen the range of possible EHW applications.
